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Abstract In this paper, an improved inductor simulator
structure is presented, which can be configured as either
grounded or floating inductor simulator with low component
count. To achieve simplified structure, inductor simulator
circuits are designed using a minimal number of transis-
tors and small capacitance, rather than the complex com-
ponents/modules such as current convey and operational
trans-conductance amplifier which are traditionally used.
The simulation results based on 0.5µmCMOS process para-
meters show that the proposed structure is able to produce
a broad range of inductance values and compared to other
similar structures, it provides wider operational frequency
bandwidth for the same or comparable inductance value.
Furthermore, the structure can be implemented with much
smaller chip area using a small capacitance in the circuit,
but at the price that it has a higher minimum operational
frequency compared to other structures.
Keywords Grounded inductor simulator · Floating inductor
simulator · Active inductor · CMOS integrated circuits ·
MOSFET · Operational frequency
1 Introduction
Inductance is a vital component for many analog and mixed-
signal circuits and systems. Large inductances are often
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needed if operational frequency of a circuit is not very high,
but they are difficult to be integrated into an integrated cir-
cuit (IC) due to the large chip area required. There have
been a number of attempts to develop inductor simulators,
which can perform the analog function of inductance [1–12].
The most commonly used structures of these inductor sim-
ulators are composed of multiple passive components and
complicated operational modules such as current conveyor
(CC) [2–5], current feedback operational amplifier (CFOA)
[6], operational trans-conductance amplifier (OTA) [7], cur-
rent backward trans-conductance amplifier (CBTA) [8] and
current differencing buffered amplifier (CDBA) [9]. This is
because that they attempt to achieve functional flexibility, i.e.,
to be reconfigured to form other circuit functions such as fre-
quency dependent negative resistor (FDNR), while aiming
at low-frequency applications. Other structures [10–12] use
fewer and less complicated components to be structurally
simple and to minimize the effect of parasitic parameters.
However, these are primarily used for high-frequency or
RF applications. In this paper, an improved structure for
grounded inductor composed of only five active compo-
nents and one capacitor for low-frequency applications is
proposed. Compared to the structure in [1] which was pro-
posed for the samepurpose, this structure is further simplified
and is able to simulate the same or comparable inductance
valuewith smaller capacitor andwider operational frequency
bandwidth. In addition, by adding only three more transis-
tors to the structure, the grounded inductor simulator can be
easily upgraded to floating inductor simulator.
The rest of this paper is organized as follows: Section 2
presents the process of designing inductor simulator. Sec-
tion 3 shows simulation results and analysis of the proposed
inductor simulators. Finally, conclusions are drawn inSect. 4.
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Fig. 1 a Nullator, b norator, c second generation current conveyor
(CCII), d nullator–norator model of MOSFET
2 Proposed inductor simulator
To achieve simplified structure and simulate a range of induc-
tance values at low operational frequency, MOSFET is to be
used as prime component rather than CC or OTA. The design
method is based on the nullator–norator technique. A nulla-
tor represents a port that has no potential difference across its
two terminals and has no current flowing into or out of it, as
shown in Fig. 1a. A norator represents a port that has arbitrary
current flowing through and has arbitrary potential difference
across its two terminals, as shown in Fig. 1b. The nullator–
noratormodels of second generation current conveyor (CCII)
andMOSFET are shown in Fig. 1c, d [5]. Figure 1 illustrates
clearly the structural similarity between CCII and MOSFET,
which suggests that instead of CCII, MOSFET may be used
to construct an inductor simulator.
There are two key components that are used to build the
proposed inductor simulator, MOSFET and capacitor. MOS-
FET is used to convert voltage signal into current signal. The
capacitor is used to emulate voltage–current characteristic of
inductor, i.e., [13]
ZC = VC
IC
= 1
jωXC
ZL = Vsim
Isim
= jωXL (1)
where VC and IC are the voltage and the current applied
to capacitor, Vsim and Isim are the voltage and the current
applied to inductor, XC is the value of the capacitor, XL is
the value of the inductor, ω is operational frequency, and j
is the imaginary unit representing 90-degree phase shift. It is
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Fig. 2 Block diagram of inductor simulator
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Fig. 3 Nullator–norator structure of inductor simulator
obvious from Eq. (1) that if XC = XL, the impedance of the
capacitor is reciprocal of the inductor’s impedance.
To realize simulation of inductor, an inductor simulator
is constructed here using a two-port operational module, as
shown in Fig. 2. One port (PORT1) of themodule connects to
a capacitor C0. The other port (PORT 2) connects to an arbi-
trary external circuit. The function of this operationalmodule
is tomake Vsim/Isim equal to IC/VC, so that the impedance of
the simulated inductor (Vsim/Isim) is the same as the recip-
rocal of the impedance of the capacitor C0. It operates as
follows: Once the voltage Vsim is applied onto PORT 2, the
current IC that is proportional to Vsim is generated and fed
into the capacitor C0 in PORT 1, therefore producing the
voltage VC across the capacitor. Then from the VC, the cur-
rent Isim that is proportional to VC is generated and fed back
into PORT 2.
Following the working explained above, the nullator–
norator structure of the inductor simulator is acquired, as
shown in Fig. 3.
The relationship between the port voltage Vsim and the
port current Isim can be deduced as [14]
Isim
Vsim
= gm1gm3gm4
gm2
VC
IC
= 1
jωLsim
, (2)
where Lsim = gm2gm1gm3gm4C0 is the inductor to be simu-
lated through the capacitor C0. By replacing the nullator–
norator pairs in Fig. 3 with MOSFETs, we can obtain the
grounded inductor simulator circuit, as shown in Fig. 4. The
gm1, gm2, gm3, and gm4 in Fig. 3 are trans-conductances
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Fig. 4 Grounded inductor simulator circuit
of the MOSFETs M1, M2, M3, and M4 in Fig. 4, respec-
tively. The MOSFET M5 is to provide a current bias for the
circuit.
In order to consider themain parasitic parameters that will
affect the frequency response of the circuit, Eq. (2) needs to
be modified by taking parasitic capacitance and output resis-
tance of MOSFETs into account [14], and then it becomes
Isim
Vsim
= GmRO35 1
1 + j ω
ω0
1
1 + j ω
ω1
+ 1
RO4
+ jω (Cgs1 + Cds4
)
(3)
where Gm = gm1gm3gm4gm2 is the open loop trans-conductance,
RO35 = RO3|RO5 is the resultant resistance of the output
resistance of M3 (RO3) and the output resistance of M5
(RO5) in parallel connection, RO4 is the output resistance
of M4, Cgs and Cds are the gate-source parasitic capaci-
tance and the drain-source parasitic capacitance ofMOSFET,
respectively, and ω0 = gm2/
(
Cgs2 + Cgs3 + Cds2 + Cds1
)
and ω1 = 1/RO35C0 are the two poles of the open loop
transfer function. The ω0 is always a very high-frequency
pole, which is normally negligible.
According to the conventional calculations [14], if the fre-
quency ω > 10ω1, Eq. (3) can be simplified as
Isim
Vsim
= 1
jωLsim
+ 1
Rsim
+ jωCsim, (4)
where
Lsim = gm2
gm1gm3gm4
C0,
Rsim = RO4,
Csim = Cgs1 + Cds4.
(b) Inductor equivalent circuit 
with low frequency
Rsim CsimLsim
Vsim
Isim
(a) Inductor equivalent circuit 
with high frequency
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Rsim
Lsim
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Isim
Fig. 5 Equivalent circuits of grounded inductor simulator
If the frequency ω < 10ω1, Eq. (3) can be simplified as
Isim
Vsim
= 1
Rs + jωLsim +
1
Rsim
, (5)
where
Lsim = gm2
gm1gm3gm4
C0,
Rs = gm1gm3gm4
gm2
RO35,
Rsim = RO4.
Equations (4) and (5) mean that the circuit in Fig. 4 can
be simplified to one of the two equivalent circuits shown in
Fig. 5. Figure 5a shows the equivalent inductor simulator
circuit operating at high frequency, which is derived through
Eq. (4). Figure 5b shows the equivalent inductor simulator
circuit operating at low frequency, which is derived through
Eq. (5).
From Eqs. (4) and (5) as well as Fig. 5, it is easy to
understand that the frequency range of equivalent circuit is
determined by Csim at high frequency and by Rs at low fre-
quency. This is because that the Csim together with Lsim will
form a double-pole point (or resonation point), which pre-
vents magnitude response from keeping rising up, and that
the Rs together with Lsim will form a zero point, which pre-
vents magnitude response from keeping going down. Hence,
the upper and lower limits of the operational frequency are
decided by the following double-pole pointωD−pole and zero
point ωZero, respectively:
ωD−pole = 1√
LsimCsim
,
ωZero = Rs
Lsim
. (6)
Furthermore, by replacing the Vbias terminal in Fig. 4 with
another grounded inductor simulator, a floating inductor sim-
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Fig. 6 Floating inductor simulator derived from grounded inductor
simulator
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Fig. 7 Configuration for simulations of grounded inductor simulator
ulator can be acquired, as shown in Fig. 6. This floating
inductor simulator has the same function and electrical char-
acteristics as the grounded inductor simulator in Fig. 4, but
it is more flexible in terms of its applications since both of
its terminals can be connected to other circuits.
3 Simulation results and analysis
The circuit of Fig. 4 is simulated using the configuration
shown in Fig. 7. The terminal Vbias connects to a voltage
source VS to provide DC voltage bias for the MOSFET M5.
The terminal Vsim connects to a current source IS to pro-
vide the DC current bias Ibias for the MOSFET M4 and to
provide the AC signal excitation Isim as well. The bulks of
NMOS and PMOS transistors are connected to the ground
GND and the power supply VCC, respectively. The simula-
tions are performed using SPICE based on 0.5 µm CMOS
process BSIM3v3 model (the threshold voltages of NMOS
and PMOS are VTN0 = 0.7619 V and VTP0 = −0.9570
V, respectively; the electron mobility and hole mobility are
u0N = 861.083 cm2/Vs and u0P = 568.314 cm2/Vs, Ta
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Fig. 8 Magnitude responses of each type compared to ideal inductor
Fig. 9 Phase responses of each type compared to ideal inductor
respectively; the thickness of gate oxide is TOX = 25 nm).
The dimensions of the CMOS transistors (M1−M5) used in
the implementation are given in Table 1. To test the func-
tionality of the circuit in Fig. 4, three types of constructions
of the circuit with different sizes of components (Type-1,
Type-2, and Type-3) are simulated, as shown in the table,
so that a variety of inductor values with their corresponding
operational frequency ranges can be produced.
The floating inductor simulator in Fig. 6 has the same sim-
ulation results as the grounded inductor simulator in Fig. 4,
with the transistors M6−M8 having the same dimensions as
the transistors M3−M5.
From the simulation results, it is obvious that compared to
an ideal inductor which has no frequency restriction, the sim-
ulated inductorsworkwithin certain limited frequency range.
Taken the Type-2 (35 mH) of the circuit as an example, the
magnitude responses of the frequency domain simulations in
Fig. 8 show that the circuit has a zero point at 620 Hz and a
double-pole point at 4.6 MHz, which are determined by Rs
and Csim, respectively. This is in accordance with the theo- T
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retical analysis of the frequency limits described in Sect. 2.
The phase responses of the frequency domain simulations are
given in Fig. 9, which shows that the zero point of 620Hz and
the double-pole point of 4.6MHz yield an actualworking fre-
quency range from 6.2 kHz (10ωZero) to 2.3MHz (calculated
through RS and ωD−pole).
To compare with the similar structures proposed recently
[1,3,7,9], Table 2 is compiled, in which the area is calculated
by only taking capacitor into account, as it consumes most
of the chip area. It is assumed that 1 fF capacitance takes 1
µm2 of chip area. The test conditions (bias) and the power
consumptions under these conditions are also given.
Table 2 shows that among the similar structures compared,
this structure uses the least number of MOSFETs (only 5
for grounded inductor), leading to the simplest circuit. It is
capable of simulating a broad range of inductance values that
are covered by all other structures. Meanwhile, for the same
or comparable inductance value, its operational frequency
bandwidth is much wider (e.g., for 1.0H inductor, Type 1
of this work and Ref. [9] have a bandwidth of 868.2Hz and
10kHz, respectively). However, the proposed structure does
not operate at as low frequency as others do (e.g., Type 3
of this work and Ref. [3] with the same inductance value of
1.5mH have a minimum operational frequency of 79.5Hz
and 15KHz, respectively), since it uses much smaller capac-
itors (no more than 10pF) in order to significantly reduce
chip area as shown in the table.
4 Conclusions
This paper describes an improved structure for inductor
simulator to be used in CMOS integrated circuits for low-
frequency applications. The structure features low compo-
nent count and use of small capacitance, thus resulting in
simplified circuit structure and much reduced chip area. The
simulation results demonstrate that this structure not only
can produce a broad range of inductance values but also com-
pared to other similar structures, it provideswider operational
frequency bandwidth for the same/comparable inductance
value. Moreover, the structure is implemented with signifi-
cantly reduced chip area using a small capacitor in the circuit,
but this is at the cost of having a higher minimum operational
frequency compared to other structures.
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